

(12) PATENT APPLICATION PUBLICATION

(21) Application No.202041055437 A

(19) INDIA

(22) Date of filing of Application :21/12/2020

(43) Publication Date : 25/12/2020

(54) Title of the invention : SYSTEM AND A METHOD FOR AN INTELLIGENT/AUTOMATIC TUNING OF POWER CONVERTER OF ELECTRIC VEHICLE FOR CHARGING THE BATTERY THEREOF

(51) International classification	:B60L 53/30	(71)Name of Applicant : 1)Dr.K.VAISAKH Address of Applicant :Professor, Department of Electrical and Electronics Engineering, AU college of Engineering, Andhra University, Visakhapatnam-530003. 9848687972 vaisakh_k@yahoo.co.in Andhra Pradesh India
(31) Priority Document No	:NA	2)Dr. M. PADMA LALITHA
(32) Priority Date	:NA	3)Dr.P.BALACHENNAIAH
(33) Name of priority country	:NA	4)Dr. K. AMARESH
(86) International Application No	:PCT//	5)S. MUQTHIAR ALI
Filing Date	:01/01/1900	6)Dr.S.JEYASUDHA
(87) International Publication No	: NA	(72)Name of Inventor :
(61) Patent of Addition to Application Number	:NA	1)Dr.K.VAISAKH
Filing Date	:NA	2)Dr. M. PADMA LALITHA
(62) Divisional to Application Number	:NA	3)Dr.P.BALACHENNAIAH
Filing Date	:NA	4)Dr. K. AMARESH
		5)S. MUQTHIAR ALI
		6)Dr.S.JEYASUDHA

(57) Abstract :

ABSTRACT OF THE INVENTION Nowadays the electric vehicles are so popular and occupying the roads in pace manner. Different manufacturers are involving in the electric vehicles manufacturing business and making different kind of electric vehicles with unique technology and elements. Charging stations are plays a vital role in refilling the energy to the storage unit of the vehicle. Each manufacturer adopting the battery in their vehicle with different rating due to which it is difficult to charge the battery with an appropriate voltage and current values. This issue has been addressed through this invention. The ways and means of charging the battery in electric vehicle is proposed here so as to improve the battery performance and its reliability. While purchase the electric vehicle, the electric vehicle and battery details such as battery make, manufacturing year, type & ratings such as voltage, Ampere hour (Ah) are send to the IoT database. The IoT is universally permitted to assess by all the charging stations. While charging the electric vehicle at the charging station, the information on the battery is sensed through its communication channel and verified with the database available in IoT. And at the same time, the information on the battery and vehicle is also transferred and or stored in the local controller which located at the charging station. The communication between the charging station and the local control unit is made through wireless or wired mode based on the convenience. Local control unit has the memory and the programme which decides the value of duty cycle of the charging converter. The DC charging unit has the capability of both slow and fast charging and it is supplied with either or both renewable energy source and the grid. The local control unit sends the signal to the DC charging unit and accordingly the appropriate ad hoc firing pulses are generated so that the charging parameters like voltage and current which matching with the battery are fixed and the estimated charging time is informed to the customer. These parameters are fixed based on the type, condition and past history of battery charging time for full charge. This invention breaks the existing charging methodology and enhances the performance of electric vehicleTMs battery.

No. of Pages : 12 No. of Claims : 7

Controller General of Patents, Designs & Trade
Marks
G.S.T. Road, Guindy, Chennai-600032
Tel No. (091)(044) 22502081-84 Fax No. 044 22502066
E-mail: chennai-patent@nic.in
Web Site: www.ipindia.gov.in



सत्यमेव जयते

G.A.R.6
[See Rule 22(1)]
RECEIPT



Docket No 14693

Date/Time 2021/02/19 09:57:21

To
NAGARAJAN NANDHAN

UserId: NaguKalpu

2/72 BAZAAR STREET ADHIYAMAN
KOTTAI POST VAO OFFICE NEAR

CBR Detail:

Sr. No.	Ref. No./Application No.	App. Number	Amount Paid	C.B.R. No.	Form Name	Remarks
1	E-12/636/2021/CHE	202141006933	2500	6018	FORM 9	
2	202141006933	TEMP/E-1/6771/2021-CHE	1760	6018	FORM 1	A LOW COST PORTABLE EARTH DETECTING SAFETY PLUG POINT

TransactionID	Payment Mode	Challan Identification Number	Amount Paid	Head of A/C No
N-0000763347	Online Bank Transfer	1902210001233	4260.00	1475001020000001

Total Amount : ₹ 4260

Amount in Words: Rupees Four Thousand Two Hundred Sixty Only

Received from NAGARAJAN NANDHAN the sum of ₹ 4260 on account of Payment of fee for above mentioned Application/Forms.

* This is a computer generated receipt, hence no signature required.

[Print](#)

[Home](#)

[About Us](#)

[Contact Us](#)

Design Application Details

Application Number:

339783-001

Cbr Number:

200989

Cbr Date:

26-02-2021 07:59:46

Applicant Name:

1. Dr. RAJA REDDY. DUVVURU
2. R.SIREESHA
3. Dr. LUKE JOHN BAKTHA SINGH IMMARAJU
4. Dr. BOLLA MADHUSUDHANA REDDY
5. PALLETI VENKATA KUSUMA
6. M. MANIKUMAR REDDY
7. KAMESWARA VASISHTA KUMAR KAVUTURU
8. Dr. V. LAKSHMI DEVI
9. Dr. VARAPRASAD JANAMALA
10. Dr. KORITALA CHANDRA SEKHAR

Design Application Status

Application Status:

Application Under Process(Awaiting for Technical Examination)

[Back \(/designapplicationstatus/\)](#)

Disclaimer: Application status is available for the application filed on or after 1st April 2009 with application no 222230. The information under " Design Application Status" is dynamically retrieved and is under testing, therefore the information retrieved by this system is not valid for any legal proceedings under the Design Act 2000. In case of any discrepancy you may contact the appropriate Patent Office or send your comments to following email IDs:

Design Office, Kolkata : controllerdesign.ipo@nic.in
Controller General of Patents, Designs and Trademarks

(71) Syngen Biotech Co., Ltd
 (21) 2021102354 (22) 04.05.2021
 (54) Fermented dragon fruit powder for improving enteritis and preventing colorectal cancer and preparation method thereof

T. R. see Rajathi, G.I.
 (21) 2021102408

T. A. see Rajathi, G.I.
 (21) 2021102408

(54) Classification system and automatic scoring method of condition of adult emergency case

Thorat, M. see Raut, R.
 (21) 2021102390

THOTA, S. see REDDY, R.
 (21) 2021102414

(71) Tianjin Eye Hospital
 (21) 2021102331 (22) 03.05.2021
 (54) PERIPHERAL RETINAL ABERRATION OPTICAL MEASUREMENT DEVICE

T.R. R. see Bernal, M.M.
 (21) 2021102375

Tripathi, A.O. see Chawda, D.R.
 (21) 2021102344

Tripathi, A. see Ghorpade, N.
 (21) 2021102450

Tripathy, R. see Hussain, M.I.
 (21) 2021102374

Innovation Patent Applications Filed - Name Index cont'd

(71) V. T.K.O.; Gannavaram, V.C.S.; Ganthavaram, V.P.; Ganta, R.R.; Sakimalla Prabhakar, G.; Kama, R.; Buddha, J.K.; Vadithala, C.S.R.; Vuppu, S.; Chintalindi, S.; Manchala Sashi Bushan, P.; Pratapagiri, S.; Kotlun, J.
 (21) 2021102330 (22) 03.05.2021
 (54) SOLAR PARK MONITORING AND FAULT DETECTION SYSTEM USING IOT AND MACHINE LEARNING

Vadithala, C.S.R. see V. T.K.O.
 (21) 2021102330

(71) WASU, G.; Kumar, M.S.; Raju, M.R.
 (21) 2021102341 (22) 03.05.2021
 (54) A model order reduction method for optimal model approximation of linear-time invariant systems

(71) Vbreathe Pty Ltd
 (21) 2021102443 (22) 10.05.2021
 (54) Apparatus for Air Clearing
 (62) 2017383090

Venkatesan, M. see Kumar Jain, J.
 (21) 2021102408

Verma, S. see Narasimhulu, C.V.
 (21) 2021102424

Verma, S. see Vyas, A.
 (21) 2021102426

(71) VERMA, B.K.; Dongre, S.; Sashibhushan, S.; Rai, B.K.; Kambaj, P.; Sharma, A.; Sharma, D.M.; Prasad, D.; Pattnaik, B.
 (21) 2021102340 (22) 03.05.2021
 (54) ANALYSIS OF HEALTH CARE CHATBOT USING ARTIFICIAL INTELLIGENCE TECHNIQUES

(71) Versari Management Pty Ltd
 (21) 2021102367 (22) 05.05.2021
 (54) A Multipurpose Towel
 (31) 2020801774 (32) 29.05.20 (33) AU

V.G. B. see Bernal, M.M.
 (21) 2021102375

VIDYA RAJ, C. see SENGOTTUVELAN, P.
 (21) 2021102413

Vijayanand, S. see Balakrishna, R.
 (21) 2021102421

Vuppu, S. see V. T.K.O.
 (21) 2021102330

(71) Vyas, A.; Lalitha, M.P.; Babu, U.R.; Bhakerao, R.S.; K.; Verma, S.; Dash, S.; Choudhury, N.B.D.; Tiwari, M.; Thakkar, R.R.
 (21) 2021102426 (22) 09.05.2021
 (54) Internet of Things Based Automatic Railway Gate Controller

(71) Waghuikde, K.B.; Patil, A.A.; Deshpande, S.; Choudhary, A.S.; Patil, S.; Patil, T.; Patil, S.; Patil, B.K.
 (21) 2021102423 (22) 09.05.2021
 (54) Pesticide Sprayer & COVID Sanitization Intelligent Drone

(71) WEIFANG MEDICAL UNIVERSITY
 (21) 2021102399 (22) 07.05.2021
 (54) BERBERINE/MINERALIZED COLLAGEN-BASED COMPOSITE MEMBRANE AND PREPARATION METHOD AND APPLICATION THEREOF
 (31) 202011317356 X (32) 23.11.20 (33) CN

(71) Wenzhou-Kean University
 (21) 2021102398 (22) 07.05.2021
 (54) A Combination Drug of Human Interferon- α and Interferon- γ

(71) West China Hospital, Sichuan University
 (21) 2021102332 (22) 03.05.2021
 (54) DEVICE FOR TESTING COGNITIVE ABILITY OF TUPAIA BELANGERI

(71) Wuhan University
 (21) 2021102442 (22) 10.05.2021
 (54) METHOD FOR REINFORCING COLUMN WITH A SLEEVED EXTERNALLY THIN-WALLED STEEL TUBE AND SELF-COMPACTING CONCRETE

XIAMEN UNIVERSITY see Beijing NATON Technology Group Co., Ltd.
 (21) 2021102400

(71) Xiangtan University
 (21) 2021102459 (22) 11.05.2021
 (54) OBSERVABLE MICRO-NANO MECHANICAL TESTING APPARATUS AND METHOD
 (31) 202011586567.3 (32) 29.12.20 (33) CN

(71) Yan'an Hospital of Kuming City
 (21) 2021102402 (22) 07.05.2021
 (54) IMPROVED DENTAL CURET FOR DEPARTMENT OF STOMATOLOGY
 (31) 202010566240.5 (32) 17.06.20 (33) CN

(71) Yellow Sea Fisheries Research Institute, Chinese Academy of Fishery Sciences
 (21) 2021102452 (22) 11.05.2021
 (54) Detection Method of Inorganic Lead Ions in Marine Shellfish by HPLC-ICP-MS Technique

Yan, X. see Li, Z.
 (21) 2021102434

(71) Zhejiang Institute of Garden Plants and Flowers (Zhejiang Xiaoshan Institute of Cotton & Bast Fiber Crops Research)
 (21) 2021102470 (22) 11.05.2021
 (54) DROUGHT AND HIGH-SALT RESISTANT PROMOTER OF PAEONIA SUFFRUTICOSA PSDREB1 GENE AND EXPRESSION AND USE THEREOF

Zhengzhou Zhongdao Biotechnology Co. LTD see Institute of Animal Health, Guangdong Academy of Agricultural Sciences
 (21) 2021102363

(71) Zhongda Testing (Hunan) Co., Ltd.
 (21) 2021102359 (22) 05.05.2021
 (54) WIRELESS INCLINOMETER
 (31) 202011103671.2 (32) 15.10.20 (33) CN

Numerical Index

2021102173	McDonnell, J.; MCDONNELL, N.	2021102366	PURI, S.; PALLATHADKA, H.; RANJAN ROURAY, A.; MAKKAR, S.
2021102225	Maquet Critical Care AB	2021102367	Versari Management Pty Ltd
2021102269	Jayaraman, J.; Thanikachalam, V.	2021102368	4Tek Pty Ltd
2021102303	SHANDONG UNIVERSITY OF SCIENCE AND TECHNOLOGY	2021102369	Abraham Kurien, R.; Biju, A.; K Raj, A.; Chacko, A.; ...



Office of the Controller General of Patents, Designs & Trade Marks
Department of Industrial Policy & Promotion,
Ministry of Commerce & Industry,
Government of India

(<http://ipindia.nic.in/index.htm>)



(<http://ipindia.nic.in/index.htm>)


Application Details

APPLICATION NUMBER	202141016273
APPLICATION TYPE	ORDINARY APPLICATION
DATE OF FILING	07/04/2021
APPLICANT NAME	1 . Dr. D. R. SRINIVASAN 2 . Dr. P. VEERA SANJEEVA KUMAR 3 . Dr. RAM SUBBIAH 4 . Mr. S. VETRIVEL 5 . Dr. A. RAMESH KUMAR 6 . Mr.N. NAGARAJAN
TITLE OF INVENTION	SEMI AUTOMATIC PNEUMATIC POWERED ROD BENDING MACHINE USING SOLENOID VALVE
FIELD OF INVENTION	MECHANICAL ENGINEERING
E-MAIL (As Per Record)	drsrinivasan.mech@jntua.ac.in
ADDITIONAL-EMAIL (As Per Record)	nagu.sajana@gmail.com
E-MAIL (UPDATED Online)	
PRIORITY DATE	
REQUEST FOR EXAMINATION DATE	--
PUBLICATION DATE (U/S 11A)	23/04/2021

Application Status

APPLICATION STATUS	Awaiting Request for Examination
--------------------	---

[View Documents](#)



(12) PATENT APPLICATION PUBLICATION

(21) Application No.202141021654 A

(19) INDIA

(22) Date of filing of Application :13/05/2021

(43) Publication Date : 11/06/2021

(54) Title of the invention : PERFORMANCE OPTIMIZATION OF RECONFIGURABLE MANUFACTURING SYSTEM USING DUAL STEP METAHEURISTIC APPROACH

(51) International classification	:G06Q0010040000, G06Q0050060000, G06Q0010060000, G06F0111060000, G06F0030170000	(71) Name of Applicant : 1)Suresh Babu G Address of Applicant :Research Scholar & Assistant Professor Mechanical Engineering VTU RRC, VTU PG Center, Muddenahalli, Chickballapur, 562101 Annamacharya Institute of Technology & Sciences, New Boayanapalli, Rajampet, 516126 sureshbabuhere@gmail.com 9949224453 Karnataka India
(31) Priority Document No	:NA	2)Dr N Chikkanna
(32) Priority Date	:NA	3)Puneet Shetteppanavar
(33) Name of priority country	:NA	(72) Name of Inventor :
(86) International Application No	:NA	1)Suresh Babu G
Filing Date	:NA	2)Dr N Chikkanna
(87) International Publication No	: NA	3)Puneet Shetteppanavar
(61) Patent of Addition to Application	:NA	
Number	:NA	
Filing Date	:NA	
(62) Divisional to Application Number	:NA	
Filing Date	:NA	

(57) Abstract :

TITLE OF INVENTION: Performance Optimization of Reconfigurable Manufacturing System Using Dual Step Metaheuristic Approach
Field of Invention: Mechanical Engineering
ABSTRACT Reconfigurable manufacturing system aka RMS is a novice topology in manufacturing sector that is designed in accordance with the product requirement, however re-configurability is considered as the non-functional system requirement and it is long term behavior. Thus considering the conventional approach dynamic change is highly improbable; hence it is necessary to design the model that has the dynamic change capacity. In this Invention, we have developed (DSMO) dual step metaheuristic optimized approach to solve the two distinctive problem; in first step we optimize the product changes reaction. In second step, we develop the optimized layout for machine selection by optimizing the machine floor arrangement and position of machine. Further dual step mechanism is evaluated through comparison analysis with the existing model of ANC90. Moreover, evaluation is performed by considering two cases adopted from the existing model; in case 1 cost comparison has been carried out whereas in case 2 re-configuration cost, total cost and capital cost are compared. Further comparison has been carried out considering the various scenarios in both cases and comparative analysis indicates that proposed methodologies simply outperforms the existing model.

No. of Pages : 11 No. of Claims : 1



Office of the Controller General of Patents, Designs & Trade Marks
Department of Industrial Policy & Promotion,
Ministry of Commerce & Industry,
Government of India

(<http://ipindia.nic.in/index.htm>)



(<http://ipindia.nic.in/index.htm>)


Application Details

APPLICATION NUMBER	202141016273
APPLICATION TYPE	ORDINARY APPLICATION
DATE OF FILING	07/04/2021
APPLICANT NAME	1 . Dr. D. R. SRINIVASAN 2 . Dr. P. VEERA SANJEEVA KUMAR 3 . Dr. RAM SUBBIAH 4 . Mr. S. VETRIVEL 5 . Dr. A. RAMESH KUMAR 6 . Mr.N. NAGARAJAN
TITLE OF INVENTION	SEMI AUTOMATIC PNEUMATIC POWERED ROD BENDING MACHINE USING SOLENOID VALVE
FIELD OF INVENTION	MECHANICAL ENGINEERING
E-MAIL (As Per Record)	drsrinivasan.mech@jntua.ac.in
ADDITIONAL-EMAIL (As Per Record)	nagu.sajana@gmail.com
E-MAIL (UPDATED Online)	
PRIORITY DATE	
REQUEST FOR EXAMINATION DATE	--
PUBLICATION DATE (U/S 11A)	23/04/2021

Application Status

APPLICATION STATUS	Awaiting Request for Examination
--------------------	---

[View Documents](#)



(12) PATENT APPLICATION PUBLICATION

(21) Application No.202141020084 A

(19) INDIA

(22) Date of filing of Application :02/05/2021

(43) Publication Date : 07/05/2021

(54) Title of the invention : A NOVEL METHOD AND SYSTEM FOR DESIGNING VLSI CIRCUITRY TO OPTIMIZE THE INTEGRATED CIRCUIT OPERATION

(51) International classification	:G06F0030394000, G06F0030392000, H01S0005100000, H01S0005020000, H01L0023000000	(71)Name of Applicant : 1)Dr.P.Ashok Babu Address of Applicant :Professor and Head, Department of Electronics and Communication Engineering, Institute of Aeronautical Engineering, Hyderabad, Telangana, India. Pin Code:500043 Telangana India 2)Dr.T.Muthumanickam 3)Dr.Suresh Kumar Pittala 4)Mr.Gaddam Sunil Kumar 5)Dr.Sudip Mandal 6)Mr.Tarun Jaiswal 7)Mr.G.Ravi 8)Dr D.Thirumal Reddy 9)Mr.Pijush Dutta 10)Mr.Shaik Karimullah
(31) Priority Document No	:NA	(72)Name of Inventor : 1)Dr.P.Ashok Babu 2)Dr.T.Muthumanickam 3)Dr.Suresh Kumar Pittala 4)Mr.Gaddam Sunil Kumar 5)Dr.Sudip Mandal 6)Mr.Tarun Jaiswal 7)Mr.G.Ravi 8)Dr D.Thirumal Reddy 9)Mr.Pijush Dutta 10)Mr.Shaik Karimullah
(32) Priority Date	:NA	
(33) Name of priority country	:NA	
(86) International Application No	:NA	
Filing Date	:NA	
(87) International Publication No	: NA	
(61) Patent of Addition to Application Number:	:NA	
Filing Date	:NA	
(62) Divisional to Application Number	:NA	
Filing Date	:NA	

(57) Abstract :

ABSTRACT A NOVEL METHOD & SYSTEM FOR DESIGNING VLSI CIRCUITRY TO OPTIMIZE THE INTEGRATED CIRCUIT OPERATION [031] The present invention discloses a system for designing VLSI circuitry. The system includes, but not limited to a top semiconductor layer constructed with a material with a higher resistivity and a higher transparency properties; a routing area having a plurality of component tiles positioned thereon; a means configured for reconfiguring the component tiles, enabling the design into a maximal component tiles and a maximal space tiles; and a processor for providing the instructions while designing and constructing the top semiconductor layer, the routing area, the component tiles and maximal space tiles. Accompanied Drawing [FIGS. 1 & 2]

No. of Pages : 21 No. of Claims : 7



Australian Government

IP Australia

CERTIFICATE OF GRANT INNOVATION PATENT

Patent number: 2021100880

The Commissioner of Patents has granted the above patent on 7 April 2021, and certifies that the below particulars have been registered in the Register of Patents.

Name and address of patentee(s):

Shankar B. B. of Department of ECE, NMAM Institute of Tec Udipi Karnataka 574110 India

Prathyusha Kuncha of Department of ECE, NRI Institute of Technology Vijayawada Andhra Pradesh 521212 India

Alok Misra of Dept of Computer Science and Engineering, Shri Ramswaroop Memorial Group, of Professional Colleges Lucknow Uttar Pradesh 227105 India

S. Praveen Kumar of Department of CSE, GITAM Institute of Technology Visakhapatnam Andhra Pradesh 530045 India

R. Gopinadh of Department of Biotechnology, GITAM Institute of Technology Visakhapatnam Andhra Pradesh 530045 India

Sharath Kumar D.R.V.A of H.No:3-83/1/43/G1, Srushti Residency, Nizampet Hyderabad Telangana 500090 India

Durga Prasad Tumula of Department of ECE, GITAM Institute of Technology Visakhapatnam Andhra Pradesh 530045 India

P. Brundavani of Department of ECE, Annamacharya Institute, of Technology and Sciences Rajampet Andhra Pradesh 516126 Indonesia

D. Vishnu Vardhan of Department of ECE, Jawaharlal Nehru, Technological University Ananthapuramu Andhra Pradesh 515002 India

K. Mallikarjuna Lingam of Department of ECE, Malla Reddy, College of Engineering & Technology Secunderabad Telangana 560060 India

Sathisha Shet K of Department of ECE, JSS Academy, of Technical Education Bengaluru Karnataka 560060 India

Reddappa H. N. of Department of Mechanical Engineering, Bangalore Institute of Technology Bengaluru Karnataka 560004 India

Title of invention:

AN ARTIFICIAL NEURAL NETWORK SYSTEM FOR FUNCTIONAL MRI SEGMENTATION WITH CC-BPA

Name of inventor(s):

H.N., Reddappa; Lingam, K. Mallikarjuna; Shet K., Sathisha; B. B., Shankar; Kuncha, Prathyusha; Misra, Alok; Tumula, Durga Prasad; Kumar D.R.V.A, Sharath; Kumar, S. Praveen; Gopinadh, R.; Brundavani, P. and Vardhan, D. Vishnu

Term of Patent:



Dated this 7th day of April 2021

Commissioner of Patents

PATENTS ACT 1990

The Australian Patents Register is the official record and should be referred to for the full details pertaining to this IP Right.

(12) PATENT APPLICATION PUBLICATION

(21) Application No.202131004459 A

(19) INDIA

(22) Date of filing of Application :02/02/2021

(43) Publication Date : 26/02/2021

(54) Title of the invention : A NOVEL METHOD OF DESIGN OF LOW POWER VLSI BASED VITERBI DECODER USING GATE DIFFUSION INPUT

<p>(51) International classification</p> <p>(31) Priority Document No</p> <p>(32) Priority Date</p> <p>(33) Name of priority country</p> <p>(86) International Application No Filing Date</p> <p>(87) International Publication No</p> <p>(61) Patent of Addition to Application Number Filing Date</p> <p>(62) Divisional to Application Number Filing Date</p>	<p>(71)Name of Applicant :</p> <p>1)Mr.Pijush Dutta Address of Applicant :Assistant Professor & Head of the Department, Department of ECE, Global Institute of Management and Technology, Palpara More, NH-34, Krishnanagar, Nadia, West Bengal, India. Pin Code:741102</p> <p>2)Dr.A.Sathish Kumar</p> <p>3)Dr.Karan Aggarwal</p> <p>4)Mr.Gaddam Sunil Kumar</p> <p>5)Dr.G.MadhusudhanaRao</p> <p>6)Mr.A.Manoharan</p> <p>7)Mr.Anup D Bhange</p> <p>8)Mr.Shaik Karimullah</p> <p>9)Mr.Syed Javeed Basha</p> <p>10)Mr.K.Tarakeswara Rao</p> <p>(72)Name of Inventor :</p> <p>1)Mr.Pijush Dutta</p> <p>2)Dr.A.Sathish Kumar</p> <p>3)Dr.Karan Aggarwal</p> <p>4)Mr.Gaddam Sunil Kumar</p> <p>5)Dr.G.MadhusudhanaRao</p> <p>6)Mr.A.Manoharan</p> <p>7)Mr.Anup D Bhange</p> <p>8)Mr.Shaik Karimullah</p> <p>9)Mr.Syed Javeed Basha</p> <p>10)Mr.K.Tarakeswara Rao</p>
--	--

(57) Abstract :

The Error Control mechanism in Digital Wireless Communication can be performed with error detection and correction. The Viterbi Decoder is used for detecting and correcting the Errors in Digital Wireless Communication. The Channel Coding is the most important coding performed at the receiver of the Digital Wireless Communication channel. The Convolutional Codes are most commonly used in the channel coding of the Digital Wireless Communication channel which are decoded by the Viterbi Decoder. The present invention disclosed herein is a Novel Method of Design of Low Power VLSI based Viterbi Decoder using Gate Diffusion Input comprising of: Branch Metric Unit (301); 3-Bit Adder (302); 4-Bit Comparator (303); 4-Bit Selector (304); and Survivor Memory Unit (305); facilitates an efficient low power design architecture for the Viterbi Decoder. In the present invention disclosed herein, the power consumption is reduced due to its optimum design over 29% at 24MHz clock frequency compared to the standard CMOS design. The area of the decoder with Gate Diffusion Input reduced over 70% than the CMOS design, and the transition delay reduced by 1.5 times than the decoder designed with CMOS logic. The present invention disclosed herein is designed on the Tanner Simulation Program with Integrated Circuit Emphasis in 0.251 μ m technology, Vdd =2.5V and Clock frequency is 24MHz.

No. of Pages : 16 No. of Claims : 8

(12) PATENT APPLICATION PUBLICATION

(21) Application No.202141006425 A

(19) INDIA

(22) Date of filing of Application :16/02/2021

(43) Publication Date : 19/02/2021

(54) Title of the invention : A NOVEL METHOD OF POWER REDUCTION IN MODIFIED AES USING BIT ENCRYPTION AND DECRYPTION TRANSITION SCHEME ON FPGA

<p>(51) International classification</p> <p>(31) Priority Document No</p> <p>(32) Priority Date</p> <p>(33) Name of priority country</p> <p>(86) International Application No</p> <p>Filing Date</p> <p>(87) International Publication No</p> <p>(61) Patent of Addition to Application Number</p> <p>Filing Date</p> <p>(62) Divisional to Application Number</p> <p>Filing Date</p>	<p>(71)Name of Applicant :</p> <p>1)Mr.Gajja Prasad Address of Applicant :Assistant Professor, Department of Electrical and Electronics Engineering, GIT, GITAM (Deemed to be University), Visakhapatnam, Andhra Pradesh, India. Pin Code:530045 Andhra Pradesh India</p> <p>2)Dr.Gouse Baig Mohammad</p> <p>3)Dr.Devasish Pal</p> <p>4)Dr. S.Karthick</p> <p>5)Dr.Piyush Kumar Shukla</p> <p>6)Mr.Shaik Karimullah</p> <p>7)Dr.Rokesh Kumar Yarava</p> <p>8)Mr.Shaik Johny Basha</p> <p>9)Dr.G.Sambasiva Rao</p> <p>10)Mr.Pijush Dutta</p> <p>(72)Name of Inventor :</p> <p>1)Mr.Gajja Prasad</p> <p>2)Dr.Gouse Baig Mohammad</p> <p>3)Dr.Devasish Pal</p> <p>4)Dr. S.Karthick</p> <p>5)Dr.Piyush Kumar Shukla</p> <p>6)Mr.Shaik Karimullah</p> <p>7)Dr.Rokesh Kumar Yarava</p> <p>8)Mr.Shaik Johny Basha</p> <p>9)Dr.G.Sambasiva Rao</p> <p>10)Mr.Pijush Dutta</p>
---	--

(57) Abstract :

The data such as text, Image, and Video can be transmitted by the communication systems from one node to another node. While transmitting the data, the security is utmost concern and is obtained by the Data Encryption and Data Decryption. The increased Speed of Data transmission and the less utilization of power are the factors to be considered while designing the communication system with VLSI Technology. The implementation of Advanced Encryption Standard (AES) on the Field Programmable Gate Array (FPGA) is highly flexible and efficient method for high secured data encryption and decryption system. The implementation of Modified AES on FPGA is having more number of transitions due to continuously receiving data and continuously transmitting the data. The power consumption is more in implementation of Modified AES on FPGA, can be optimized and reduced with the Bit Encryption and Decryption Transition Scheme. The present invention disclosed here is a Novel Method of Power Reduction in Modified AES using Bit Encryption and Decryption Transition Scheme on FPGA comprising of: Data Input (201); Key Input (202); BEDT Scheme (203); S-Box Generation (204); Row Shift (205); Steller Matrix (206); Inverse BEDT (207); Inverse S-Box (208); Row Shift (209); Steller Matrix (210); Decrypted Data (211); reduces the power in modified Advanced Encryption Standard implemented on FPGA. The present invention disclosed here reduces the power to 0.42mw for 325 flip flop pairs in the design. The present invention is implemented on the Verilog HDL programming on the Virtex-5 FPGA Development Board.

No. of Pages : 15 No. of Claims : 5

(12) PATENT APPLICATION PUBLICATION

(21) Application No.202041051968 A

(19) INDIA

(22) Date of filing of Application :28/11/2020

(43) Publication Date : 11/12/2020

(54) Title of the invention : ENHANCEMENT OF QUALITY OF SERVICE IN WIRELESS SENSOR NETWORK BY REDUNDANT SENSORS CONTROLLING

(51) International classification	:H04W 84/18	(71)Name of Applicant : 1)Dr.Shaik Bajidvali Address of Applicant :Associate Professor, ECE Department Narasaraopeta Engineering College (A), Narasaraopeta, Guntur District, Andhra Pradesh, India. Pin Code:522601 Andhra Pradesh India 2)Dr.K.Riyazuddin 3)Dr. Manikonda Venkateswara Rao 4)Dr.A.SathishKumar 5)Mr.Battina Srinivasukumar 6)Ms.S.Jayachitra 7)Dr.Thanikaiselvan V 8)Dr.K.G.S.Venkatesan 9)Mr.Alok Misra 10)Dr. Raj Gaurang Tiwari
(31) Priority Document No	:NA	(72)Name of Inventor : 1)Dr.Shaik Bajidvali 2)Dr.K.Riyazuddin 3)Dr. Manikonda Venkateswara Rao 4)Dr.A.SathishKumar 5)Mr.Battina Srinivasukumar 6)Ms.S.Jayachitra 7)Dr.Thanikaiselvan V 8)Dr.K.G.S.Venkatesan 9)Mr.Alok Misra 10)Dr. Raj Gaurang Tiwari
(32) Priority Date	:NA	
(33) Name of priority country	:NA	
(86) International Application No	:NA	
Filing Date	:NA	
(87) International Publication No	: NA	
(61) Patent of Addition to Application Number	:NA	
Filing Date	:NA	
(62) Divisional to Application Number	:NA	
Filing Date	:NA	

(57) Abstract :

Wireless Sensor Network contains randomly distributed Sensors which are tiny through which the data is transmitted or services are provided to the end users. The Quality of Service (QoS) depends on these sensors deployment to overcome the redundancy in the network. The present invention disclosed here is Enhancement of Quality of Service in Wireless Sensor Network by Redundant Sensors Controlling comprising of: Deployment of Sensors (201); Network Parameters (202); Fuzzy Controller (203); Protocol (204); improves the quality of service by controlling the redundant sensors in the wireless network. The redundant sensors are analysed and controlled by the Fuzzy logic. The energy consumed by the Redundant Sensor Nodes is reduced by the Adaptive Clustering Hierarchy Redundancy Aware Protocol (ACH-RAP) to increase the network lifetime.

No. of Pages : 14 No. of Claims : 6

(12) PATENT APPLICATION PUBLICATION

(21) Application No.201941054297 A

(19) INDIA

(22) Date of filing of Application :28/12/2019

(43) Publication Date : 09/10/2020

(54) Title of the invention : SELF-RELIABILITY BASED WEIGHTED SOFT-BIT-FLIPPING ALGORITHM FOR DECODING EG-LDPC CODES

(51) International classification	:H03M0013110000, H03M0013000000, H03M0013370000, H03M0013390000, H04L0001000000	(71)Name of Applicant : 1)JYOTHI. CHINNA BABU Address of Applicant :ASSISTANT PROFESSOR, DEPARTMENT OF ECE, AITS, RAJAMPET Andhra Pradesh India
(31) Priority Document No	:NA	(72)Name of Inventor :
(32) Priority Date	:NA	1)C.Ranadheer Reddy
(33) Name of priority country	:NA	2)Prof. M. N GIRI PRASAD
(86) International Application No	:NA	3)Dr. C.Chinnapu Reddy
Filing Date	:NA	4)P. Syamala Devi
(87) International Publication No	: NA	5)M. Hanumanthu
(61) Patent of Addition to Application Number	:NA	6)Dr. V. Usha Shree
Filing Date	:NA	7)JYOTHI. CHINNA BABU
(62) Divisional to Application Number	:NA	
Filing Date	:NA	

(57) Abstract :

The conventional algorithms such as Soft-Bit Flipping (SBF) algorithm, Majority Logic Decoder/Detector (MLDD) algorithm, Sequential Peeling Decoder (SPD) algorithm, Parallel Peeling Decoder (PPD) algorithm, Belief Propagation Decoder (BPD) attain the satisfactory decoding performance in terms of error correction and detection. For the standard conventional algorithms, a lot of multiplicative and logarithmic computations are required for the check node computation. Hence, the decoding latency, hardware complexity and power consumptions of the standard conventional algorithms are high due to their complex computation process. The proposed Self-Reliability based Weighted Soft-Bit-flipping Decoder is used to overcome such drawbacks of conventional algorithms. This research has been focused on the SRWSBF algorithm to reduce decoding latency, hardware complexity and power consumption as well as increasing the performance. The hardware complication of the SRWSBF algorithm can be considerably minimized by replacing difficult computations of the check nodes with simple summations and comparison operations. Simple Max likelihood test process is also considered at the variable nodes and it is computed at each variable node, which significantly reduces the latency and power consumption. Considering the above factors, the proposed work uses SRWSBF algorithm and focused on low complexity design of LDPC hardware architecture.

No. of Pages : 15 No. of Claims : 4

(54) Title of the invention : AN EFFICIENT ARITHMETIC VLSI ARCHITECTURE FOR DWPT ERROR APPROXIMATION

<p>(51) International classification :H03H0017060000, H03H0017020000, G06F0007544000, G06F0007523000, G06F0017500000</p> <p>(31) Priority Document No :NA (32) Priority Date :NA (33) Name of priority country :NA (86) International Application No :NA Filing Date :NA (87) International Publication No : NA (61) Patent of Addition to Application Number :NA Filing Date :NA (62) Divisional to Application Number :NA Filing Date :NA</p>	<p>(71)Name of Applicant : 1)Mahesh Enumula Address of Applicant :Flat no 304,Anco height apartments, Bandlaguda Jagir, Hyderabad. PIN:500086 Phone no: 9912438444 E-Mail: researcher.mahesh@gmail.com Telangana India</p> <p>(72)Name of Inventor : 1)GADDAM RENUKA 2)Dr. V. Usha Shree 3)Dr.P.Chandrasekhar Reddy 4)Dr. Molakatala Nagamani 5)Dr. Sasi Kiran Jangala 6)Dr.S.M.K.M ABBAS AHMAD 7)Dr.Sankar babu Potluri, 8)JYOTHI. CHINNA BABU 9)Prof. D SURENDRA RAO 10)Prof. V.BHAGYA RAJU 11)S.Hemanth chowdary 12)Ravinder Korani 13)MAHESH ENUMULA 14)T SYED AKHEEL 15)Mude Sreenivasulu</p>
---	--

(57) Abstract :

The power budget, size and cost make the task difficult to integrate more functions as the signal processing algorithms such as Discrete wavelet transform (DWT), Discrete wavelet packet transform (DWPT), finite impulse response (FIR) filtering. Therefore, developing low-complexity hardware efficient arithmetic design for healthcare application remains a challenge. DSP algorithms are implemented in dedicated hardware system to meet space-time requirement of resource constrained applications such as repetitive multiply-accumulate operations, computational symmetry and redundancy. Efficient implementation of multiplication operations is a key issue in digital filter design of DSP application. Separate approach is used for signed and unsigned multiplication. Approximate multiplication and addition operation provide small area and leakage power due to saving of storage data-bits. Approximate computation methodology produces dynamic power reduction due to memory access saving. Approximate computation consider small percentage of accuracy loss that does not affect much the overall application specific performance in digital arithmetic hardware design. Delay and power consumption is considered to be major issue in ripple carry adder (RCA) design is required to study the effectiveness of the arithmetic coefficient approximation method on DWPT computation. The bit level optimization of full-width adder tree for multiple constant multiplication (MCM) is given to taking the advantage of shifting operation. Considered images with different colour and edge information for DWPT applications are grouped as low-texture, moderate-texture and higher-texture images for discussion purpose. Less colour variation with less edge information refer to low-texture image, less colour variation with more edge information refer to moderate-texture image, and more colour variation with more edge information refer to higher-texture image. Pixel variation is more in data-vectors of higher-texture images, relatively less in data-vectors of moderate-texture images and almost absent/small in data-vectors of low-texture images. The proposed shift-add register (SAR) and approximate arithmetic architecture designs use a fixed-bias for error-compensation. The fixed-bias compensates truncation error near accurately for input data-vector with more pixel variation while overcompensate the truncation error for input data-vector with small pixel variation.

No. of Pages : 15 No. of Claims : 2



Australian Government

IP Australia

CERTIFICATE OF GRANT INNOVATION PATENT

Patent number: 2020102448

The Commissioner of Patents has granted the above patent on 28 October 2020, and certifies that the below particulars have been registered in the Register of Patents.

Name and address of patentee(s):

Kadiyala Ramana of Associate Professor, Artificial Intelligence and Data Science Annamacharya Institute of Technology and Sciences, New Boyanapalli, Rajampet, Andhra Pradesh- 516126 India

Madapuri Rudra Kumar of Professor, Computer Science and Engineering Annamacharya Institute of Technology and Sciences, New Boyanapalli, Rajampet, Andhra Pradesh- 516126 India

P.C. Senthil Mahesh of Professor, Computer Science and Engineering Annamacharya Institute of Technology and Sciences, New Boyanapalli, Rajampet, Andhra Pradesh- 516126 India

B. Prasanthi of Assistant Professor, Department of CSE, MGIT, C.B.POST, GANDIPET Hyderabad, Telangana 500075 India

T. Hari Krishna of Associate Professor, Artificial Intelligence and Data Science Annamacharya Institute of Technology and Sciences, New Boyanapalli, Rajampet, Andhra Pradesh- 516126 India

G. Surya Narayana of Professor, Computer Science and Engineering Sreyas Institute of Engineering and Technology, Bandlaguda, Nagole, Hyderabad, Telangana- 500068 India

Suresh Kallam of 19-41-S5- 1099, Jaya Nagar Tirupati Andhra Pradesh - 517501 India

Title of invention:

EARLY COVID PREDICTION: NEURO FUZZY MULTI-LAYERED DATA CLASSIFIER

Name of inventor(s):

Ramana, Kadiyala; Kumar, Madapuri Rudra; Senthil Mahesh, P.C.; Prasanthi, B.; Hari Krishna, T.; Surya Narayana, G. and Kallam, Suresh

Term of Patent:

Eight years from 27 September 2020

NOTE: This Innovation Patent cannot be enforced unless and until it has been examined by the Commissioner of Patents and a Certificate of Examination has been issued. See sections 120(1A) and 129A of the Patents Act 1990, set out on the reverse of this document.



Dated this 28th day of October 2020

Commissioner of Patents

PATENTS ACT 1990

The Australian Patents Register is the official record and should be referred to for the full details pertaining to this IP Right.

(12) PATENT APPLICATION PUBLICATION

(21) Application No.202041023333 A

(19) INDIA

(22) Date of filing of Application :03/06/2020

(43) Publication Date : 12/06/2020

(54) Title of the invention : DIRECT CONTROL OF TORQUE OF INDUCTION MOTOR BASED ON FUZZY LOGIC APPLIED FOR ELECTRICAL VEHICLES

(51) International classification

:B60W
20/00

(31) Priority Document No

:NA

(32) Priority Date

:NA

(33) Name of priority country

:NA

(86) International Application No

:NA

Filing Date

:NA

(87) International Publication No

:NA

(61) Patent of Addition to Application Number

:NA

Filing Date

:NA

(62) Divisional to Application Number

:NA

Filing Date

:NA

(71)Name of Applicant :

1)Dr Praveen V Prof and HOD, EEE Dept

Address of Applicant :Eshwar college of Engineering,
Narasaraopet, Andrapradesh Andhra Pradesh India

2)Mr. Vikash Kumar Agarwal

3)Dr M S Godwin Premi Professor

4)Mr. Sasikumar A N

5)Dr. P. G. Kuppusamy

6)Mr. K.Kajendran

7)Dr.K.BOOPALAN

8)Dr.P.J.SATHISH KUMAR

9)Meby Selvaraj R Ass Prof, MECH Dept.

(72)Name of Inventor :

1) Mr. Vikash Kumar Agarwa

2)Dr M S Godwin Premi Professor

3)Mr.S.Sankarananth ,AP/EEE

4)Mr.R.Arun Kumar, Asst Prof

5)Mr. Sasikumar A N

6)Dr. P. G. Kuppusamy

7)Mr. K.Kajendran

8)Dr.K.BOOPALAN

9)Dr.P.J.SATHISH KUMAR

10)Dr.S.Janaki Manohar Prof/Mech

(57) Abstract :

This invention investigates suitable mechanism for torque control method applicable for electric vehicle. Drive used in electric vehicle comprises of induction motor which are re-woundable and IGBT inverter of three level which switches at a frequency of 10 kHz. In this invention, novel technique of controlling direct torque is investigated with the presence of IGBT inverter consisting of three levels implemented by scheme of fuzzy logic control namely DTFC (Direct Torque Fuzzy Control) in combination with SVM (Space Vector Modulation). Simulation is done using Matlab Simulink and results are obtained. Comparison is done between various schemes of torque control of induction motor for Electric vehicle. From the simulation results it is clear that proposed invention of DTFC in combination with space vector modulation performs well compared to other techniques for the application of electrical vehicles.

No. of Pages : 2 No. of Claims : 6



Controller General of Patents, Designs and Trademarks
Department of Industrial Policy and Promotion
Ministry of Commerce and Industry

Application Details

APPLICATION NUMBER	202041012331
APPLICATION TYPE	ORDINARY APPLICATION
DATE OF FILING	21/03/2020
APPLICANT NAME	1 . DR. M V RATHNAMMA (ASSOCIATE PROFESSOR) 2 . DR. V VENKATARAMANA (PROFESSOR & HOD) 3 . DR.A.V. SRIHARSHA (PROFESSOR) 4 . DR. K.L.N.C. PRAKASH (ASSISTANT PROFESSOR) 5 . DR. G.N. VIVEKANANDA (ASSISTANT PROFESSOR) 6 . DR. K RAMESH RAO (ASSOC. PROFESSOR)
TITLE OF INVENTION	HTVM-BLOCK CHAIN SYSTEM: HEALTHCARE TRANSACTION VALIDATION AND MEDICAL OBSERVATION CARE USING BLOCK CHAIN SYSTEM.
FIELD OF INVENTION	COMPUTER SCIENCE
E-MAIL (As Per Record)	vivekanandagn@gmail.com
ADDITIONAL-EMAIL (As Per Record)	dr.bksarkar2003@yahoo.in
E-MAIL (UPDATED Online)	
PRIORITY DATE	
REQUEST FOR EXAMINATION DATE	--
PUBLICATION DATE (U/S 11A)	08/05/2020

Application Status

[View Documents](#)



Australian Government

IP Australia

CERTIFICATE OF GRANT INNOVATION PATENT

Patent number: 2020104133

The Commissioner of Patents has granted the above patent on 17 February 2021, and certifies that the below particulars have been registered in the Register of Patents.

Name and address of patentee(s):

Chappidi Anjanamma of Department of CSE, B V Raju Institute of Technology, Medak District Narsapur Telangana 502313 India

Adluri Vijaya Lakshmi of Department of CSE, B V Raju Institute of Technology, Medak District Narsapur Telangana 502313 India

N Srinivasa Rao of Research Scholar, University of Technology Jaipur India

Karthik Kovuri of Department of CSE, B V Raju Institute of Technology, Medak District Narsapur Telangana 502313 India

C V Lakshmi Narayana of Department of CSE, Annamacharya Institute of Technology, and Sciences, YSR Kadapa Rajampet Andhra Pradesh 516126 India

PSRB Shashank of Department of CSE, B V Raju Institute of Technology, Medak District Narsapur Telangana 502313 India

M. Rudra Kumar of Department of CSE, Annamacharya Institute of Technology, and Sciences, YSR Kadapa Rajampet Andhra Pradesh 516126 India

LNC. Prakash K of Department of CSE, Annamacharya Institute of Technology, and Sciences, YSR Kadapa Rajampet Andhra Pradesh 516126 India

D Abdus Subhahan of Department of CSE, B V Raju Institute of Technology, Medak District Narsapur Telangana 502313 India

Challa Mahesh Kumar of Department of CSE, B V Raju Institute of Technology, Medak District Narsapur Telangana 502313 India

Title of invention:

EXPECTED CONDITIONAL CLUSTERED REGRESSIVE DEEP MULTILAYER PRECEPTED NEURAL LEARNING FOR IOT BASED CELLULAR NETWORK TRAFFIC PREDICTION WITH BIG DATA

Name of inventor(s):

Anjanamma, Chappidi; Lakshmi, Adluri Vijaya; Rao, N. Srinivasa; Kovuri, Karthik; Narayana, C. V. Lakshmi; Shashank, PSRB; Kumar, M. Rudra; Prakash K., LNC.; Subhahan, D. Abdus and Kumar, Challa Mahesh

Term of Patent:

Eight years from 16 December 2020



Dated this 17th day of February 2021

Commissioner of Patents

PATENTS ACT 1990

The Australian Patents Register is the official record and should be referred to for the full details pertaining to this IP Right.



Australian Government

IP Australia

CERTIFICATE OF GRANT INNOVATION PATENT

Patent number: 2021103546

The Commissioner of Patents has granted the above patent on 21 July 2021, and certifies that the below particulars have been registered in the Register of Patents.

Name and address of patentee(s):

A. PUNITHA of Professor, Department of Mechatronics Engineering, M.A.M. School of Engineering Trichy-Chennai Trunk Road Siruganur, Tiruchirappalli, Tamil Nadu- 621105 India

M. PRASAD of Professor, School of Computing & Informatics, College of Engineering & Technology Dilla University, Dilla, Ethiopia

S. SHANTHI of Professor, Department of ECE, CARE College of Engineering Tiruchirapalli, Tamil Nadu - 620009, India

RAJESH NARAYAN DEO of Assistant Professor, Department of EEE Galgotia's College of Engineering and Technology, Greater Noida, Uttar Pradesh- 201306 India

G. SARITHA of Assistant Professor, Department of ECE, Sri Sairam Institute of Technology West Tambaram, Chennai, Tamil Nadu- 600044 India

D. R. ANITA SOFIA LIZ of Assistant Professor, Dept.of Computer Science and Engineering New Prince Shri Bhavani College of Engineering and Technology, Gowrivakkam, Tamil Nadu -600073 India

MALA YADAV of Assistant Professor, Department of ECE Mangalmay Institute of Engineering and Technology, Greater Noida, Uttar Pradesh – 201310, India

R. OHMSAKTHI VEL of Assistant Professor, Department of Mechatronics Engineering, Agni College of Technology Thazhambur, OMR, Chennai, Tamil Nadu- 600130, India

S. BRINDHA of Professor, Department of ECE, Sri Sairam Engineering College Chennai, Tamil Nadu - 600044 India

GURPREET SINGH of Associate Professor, Computer Science & Engineering, Punjab Institute of Technology (A Constituent College of MRSPTU Bathinda), District Patiala, Punjab - 140401 India

P. C. SENTHIL MAHESH of Professor, Computer Science and Engineering Annamacharya Institute of Technology and Sciences, New Boyanapalli, Rajampet, Andhra Pradesh- 516126 India

R. JAICHANDRAN of Professor, Dept.of Computer Science and Engineering, Aarupadai Veedu Institute of Technology Vinayaka Missions Research Foundation (Deemed to be University), Chengalpattu District, TN - 603104 India

Title of invention:

HYBRID NETWORK FOR REAL-TIME TRACKING USING MACHINE TO MACHINE COMMUNICATION

Name of inventor(s):

PUNITHA, A.; PRASAD, M.; SHANTHI, S.; DEO, RAJESH NARAYAN; SARITHA, G.; ANITA SOFIA LIZ, D. R.; YADAV, MALA; OHMSAKTHI VEL, R.; BRINDHA, S.; SINGH, GURPREET; SENTHIL MAHESH, P. C. and JAICHANDRAN, R.



Dated this 21st day of July 2021

Commissioner of Patents

PATENTS ACT 1990

The Australian Patents Register is the official record and should be referred to for the full details pertaining to this IP Right.